

DC – 20 GHz HBT Series-Shunt Amplifier

Technical Data


HMMC-5200

Features

- High Bandwidth, F_{-1dB}:
 21 GHz Typical
- **Moderate Gain:** 9.5 dB ±1 dB @ 1.5 GHz
- P_{-1dB} @ 1.5 GHz:
 12 dBm Typical
- Low I/f Noise Corner: 100 kHz Typical
- **Single Supply Operation:** >4.75 volts @ 44 mA Typ.
- Low Power Dissipation: 190 mW Typ. for chip

Description

The HMMC-5200 is a DC to 20 GHz, 9.5 dB gain, feedback amplifier designed to be used as a cascadable gain block for a variety of applications. The device consists of a modified Darlington feedback pair which reduces the sensitivity to process variations and provides 50 ohm input/output port matches. Furthermore, this amplifier is fabricated using MWTD's Heterojunction Bipolar Transistor (HBT) process which provides excellent process uniformity, reliability and 1/f noise performance. The device requires a single positive supply voltage and generally operates Class-A for good distortion performance.



Chip Size: 410 x 460 µm (16.1 x 18.1 mils)

Chip Size Tolerance: $\pm 10 \mu m (\pm 0.4 mils)$

Chip Thickness: $127 \pm 15 \mu m (5.0 \pm 0.6 mils)$

Pad Dimensions: $70 \times 70 \mu m$ (2.8 x 2.8 mils), or larger

Absolute Maximum Ratings[1]

Symbol	Parameters/Conditions	Units	Min.	Max.
V _{CC}	V _{CC} Pad Voltage	V		8.0
V _{PAD}	Output Pad Voltage	V		3.5
P _{in}	RF Input Power	dBm		13
T_{J}	Junction Temperature	°C		+150
T _{op}	Operating Temperature	°C	-55	+85
T _{STG}	Storage Temperature	°C	-65	+165
T _{max}	Maximum Assembly Temp.	°C		+300

Note:

1. Operation in excess of any one of these ratings may result in permanent damage to this device. For normal operation, all combined bias and thermal conditions should be chosen such that the maximum Junction Temperature (T_J) is not exceeded. $T_A = 25^{\circ}\text{C}$ except for T_{op} , T_{STG} , and T_{max} .

DC Specifications/Physical Properties^[1], (Typicals are for $V_{CC} = +6 \text{ V}$, $R_{out} = 100 \Omega$)

Symbol	Parameters and Test Conditions	Units	Min.	Тур.	Max.
V _{CC}	Supply Voltage	V	4.75	6.0	
I_{C1}	Stage-One Supply Current	mA	14.5	17	20
I_{C2}	Stage-Two Supply Current	mA		28	32
$I_{C1} + I_{C2}$	Total Supply Current	mA		45	
$\theta_{ ext{J-bs}}$	Thermal Resistance ^[1] (Junction-to-Backside at $T_J = 150^{\circ}C$) ^[2]	°C/Watt		340	

Notes:

- 1. Backside ambient operating temperature $T_A = T_{op} = 25^{\circ}C$ unless otherwise noted. 2. Thermal resistance (in °C/Watt) at a junction temperature $T(^{\circ}C)$ can be *estimated* using the equation: $\theta(T) \cong \theta(T_J) \ [T(^{\circ}C) + 273] \ / \ [T_J(^{\circ}C) + 273] \ where \ \theta(T_J = 150^{\circ}C) = \theta_{J\text{-bs}}.$

RF Specifications, T_A = 25°C, V_{CC} = +6 V, R_{out} = 100 Ω , 50 Ω system

Symbol	Parameters and Test Conditions	Units	Min.	Тур.	Max.
BW	Operating Bandwidth (f _{·3 dB})	GHz	20		
BW	Operating Bandwidth (f _{-1 dB})	GHz		21	
S ₂₁	Small Signal Gain (@1.5 GHz)	dB	8.5		10.5
Δ Gain	Small Signal Gain Flatness (DC - 5 GHz)	dB		±0.2	
\(\text{\Gain}\)	Small Signal Gain Flatness (DC – 20 GHz)	dB		±1	
TC	Temperature Coefficient of Gain (DC – 13 GHz)	dB/°C		0.004	
10	Temperature Coefficient of Gain (13 – 20 GHz)	dB/°C		0.02	
(RL in) MIN	Minimum Input Return Loss (DC – 15 GHz)	dB		-15	
	Minimum Input Return Loss (15 – 20 GHz)	dB		-12	
(RL _{out}) _{MIN}	Minimum Output Return Loss	dB		-15	
Isolation	Reverse Isolation	dB		-15	
P _{-1 dB}	Output Power at 1 dB Gain Compression (@ 1.5 GHz)	dBm		12	
P _{SAT}	Saturated Output Power (@ 1.5 GHz)	dBm		13	
NF	Noise Figure	dB		6.5	

Applications

The HMMC-5200 can be used for a variety of applications requiring moderate amounts of gain and low power dissipation in a 50 Ω system.

Biasing and Operation

The HMMC-5200 can be operated from a single positive supply. This supply must be connected to two points on the chip, namely the V_{cc} pad and the output pad. The supply voltage may be directly connected to the V_{cc} pad as long as the voltage is between +4.75 to +7 volts; however, if the supply is higher than +7 volts, a series resistor (Rcc) should be used to reduce the voltage to the V_{cc} pad. See the bonding diagram for the equation used to select Rcc. In the case of the output pad, the supply voltage must be connected to the output transmission line through a resistor and an inductor. The required value of the resistor is given by the equation:

 $R_{out} = 35.7 V_{supply} - 114.3 \Omega$,

where V_{supply} is in volts. If R_{out} is greater than 300 Ω , the inductor

may be omitted, however, the amplifier's gain may be reduced by ~ 0.5 dB. Figure 4 shows a recommended bonding strategy.

The chip contains a backside via to provide a low inductance ground path; therefore, the ground pads on the IC should not be bonded.

The voltage at the IN and OUT pads of the IC will be approximately 3.2 Volts; therefore, DC blocking caps should be used at these ports.

Assembly Techniques


Solder die attach using a fluxless gold-tin (AuSn) solder preform is the recommended assembly method. A conductive epoxy such as ABLEBOND® 71-1LM1 or ABLEBOND® 36-2 may also be used for die attaching provided the Absolute Maximum Thermal Ratings are not exceeded. The device should be attached to an electrically conductive surface to complete the DC and RF ground paths. Ground path inductance should be minimized. The backside metallization on the device is gold.

It is recommended that the RF input and RF output connections be made using 0.7 mil diameter gold wire. The chip is designed to operate with 0.1-0.3 nH of inductance at the RF input and output. This can be accomplished by using 10 mil bond wire lengths on the RF input and output. The bias supply wire can be a 0.7 mil diameter gold wire attached to the V_{CC} bonding pad.

Thermosonic wedge is the preferred method for wire bonding to the gold bond pads. Mesh wires can be attached using a 2 mil round tacking tool and a tool force of approximately 22 grams with an ultrasonic power of roughly 55 dB for a duration of 76 ± 8 msec. A guided wedge at an ultrasonic power level of 64 dB can be used for the 0.7 mil wire. The recom-mended wire bond stage temperature is $150 \pm 2^{\circ}$ C.

For more detailed information see HP application note #999 "GaAs MMIC Assembly and Handling Guidelines."

GaAs MMICs are ESD sensitive. Proper precautions should be used when handling these devices.






Figure 2. Typical S_{21} and S_{12} Response.

Figure 3. Typical S_{11} and S_{22} Response.

Scattering Parameters [1], $(T_A = 25^{\circ}C, V_{CC} = +6 \text{ V}, R_{OUT} = 100 \Omega, L_{in/out} = 0.17 \text{ nH})$

Freq.		S ₁₁			S ₁₂	1, 1,		S ₂₁	-		S ₂₂	
GHz	dB	Mag.	Ang.	dB	Mag.	Ang.	dB	Mag.	Ang.	dB	Mag.	Ang.
0.0	-30.4	0.030	28.9	-14.1	0.197	0.0	9.5	3.013	179.9	-28.4	0.038	-1.5
1.0	-29.5	0.033	24.9	-14.1	0.195	-2.0	9.5	2.999	171.5	-29.3	0.034	-7.049
2.0	-28.7	0.037	27.3	-14.2	0.194	-4.1	9.5	2.992	163.2	-30.8	0.029	-15.233
3.0	-27.2	0.043	33.5	-14.2	0.195	-6.2	9.5	3.009	155.0	-31.5	0.026	-23.9
4.0	-25.6	0.052	32.4	-14.1	0.195	-8.3	9.6	3.036	146.7	-33.6	0.022	-42.7
5.0	-24.8	0.058	33.3	-14.1	0.195	-10.4	9.7	3.062	138.2	-35.8	0.016	-72.8
6.0	-24.0	0.063	31.1	-14.1	0.196	-12.6	9.8	3.097	129.6	-36.6	0.015	-109.3
7.0	-23.1	0.070	27.1	-14.1	0.197	-14.7	9.9	3.135	120.9	-34.1	0.020	-143.3
8.0	-22.6	0.074	21.9	-14.0	0.197	-16.9	10.0	3.181	112.0	-30.1	0.031	-166.4
9.0	-22.5	0.074	15.7	-14.0	0.198	-19.1	10.1	3.225	102.9	-26.9	0.045	176.1
10.0	-22.3	0.076	8.55	-14.0	0.199	-21.4	10.2	3.266	93.5	-24.4	0.060	164.4
11.0	-22.4	0.076	-0.36	-13.9	0.200	-23.6	10.3	3.298	83.9	-22.5	0.075	154.2
12.0	-22.5	0.075	-13.5	-13.9	0.201	-25.8	10.4	3.322	74.2	-20.9	0.090	147.9
13.0	-22.8	0.072	-27.9	-13.8	0.203	-28.2	10.4	3.338	64.4	-19.5	0.105	141.1
14.0	-23.2	0.069	-47.1	-13.8	0.204	-30.6	10.4	3.332	54.2	-18.3	0.121	134.2
15.0	-22.9	0.071	-69.7	-13.7	0.205	-33.1	10.3	3.306	44.0	-17.5	0.133	128.4
16.0	-22.5	0.075	-93.4	-13.6	0.207	-35.7	10.2	3.253	33.7	-16.7	0.145	122.0
17.0	-20.8	0.091	-115.1	-13.6	0.208	-37.9	10.0	3.181	23.5	-16.0	0.158	118.6
18.0	-19.2	0.109	-134.4	-13.5	0.210	-40.8	9.7	3.085	13.4	-15.5	0.167	112.3
19.0	-17.4	0.134	-149.6	-13.4	0.212	-43.8	9.4	2.975	3.5	-15.3	0.172	109.7
20.0	-15.8	0.161	-161.7	-13.4	0.213	-46.8	9.0	2.844	-6.0	-15.2	0.172	106.0
21.0	-14.4	0.190	-172.3	-13.4	0.213	-49.8	8.6	2.706	-15.4	-14.9	0.179	105.1
22.0	-13.1	0.220	178.7	-13.4	0.213	-52.9	8.1	2.560	-24.4	-14.9	0.178	104.0
23.0	-12.0	0.250	170.7	-13.4	0.212	-55.6	7.6	2.416	-33.0	-14.7	0.183	103.0
24.0	-11.0	0.281	163.3	-13.4	0.212	-58.3	7.1	2.272	-41.3	-14.5	0.187	104.9
25.0	-10.1	0.313	157.0	-13.5	0.211	-61.2	6.5	2.134	-49.2	-14.2	0.193	105.7
26.0	-9.29	0.343	150.8	-13.4	0.212	-63.9	6.0	1.997	-56.9	-13.8	0.203	106.8

Note:

1. S-parameter data obtained from on-wafer device measurement plus simulation of input and output wire bond inductance.




Figure 4. HMMC-5200 Assembly Diagram.

Blocking Cap required on input and output.

- 1. For optimum performance, the input and output bond wire inductances should each be 0.1–0.3 nH. (bond wire has about 20 pH/mil of inductance).
- 2. L_{choke} is optional if R_{out} is greater than 300Ω , however, gain will be reduced by about 0.5 dB.




Figure 5. HMMC-5200 Bonding Pad Positions. (all dimensions in microns)



www.hp.com/go/rf

For technical assistance or the location of your nearest Hewlett-Packard sales office, distributor or representative call:

Americas/Canada: 1-800-235-0312 or 408-654-8675

Far East/Australasia: Call your local HP sales office.

Japan: (81 3) 3335-8152

Europe: Call your local HP sales office.

Data subject to change. Copyright © 1998 Hewlett-Packard Co.

Printed in U.S.A. 596?-???E (9/98)

This data sheet contains a variety of typical performance data. The information supplied should not be interpreted as a complete list of circuit specifications. In this data sheet the term *typical* refers to the 50th percentile performance. For additional information contact your local HP sales representative.